Verneri Hirvonen

ACoreChip RISC-V soft core implementation on ULX3S FPGA development board.

Rust library and command line utility for decoding arbitrary binary data to a human readable format

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.