LoreonLabsPlatform

Overview

Intelligence

Markets
Builders
Research
Narratives
Ecosystems
Launchpads

Discover

Search
Sources

C

luajit2

OpenResty's Branch of LuaJIT 2 w/ RISC-V 64 Support

CEmergingluajitopenrestyrisc-vriscv

Stars

3

Forks

2

Contributors

8

Last push

2d ago

Recent commits

Latest commits.

riscv(interp): strip excessive extended branch (^B+J)
8f5c498gns2d ago
riscv(support,linux): use HWPROBE for ISE detection
6b776a0gns2d ago
riscv(misc): add support in Makefile
88e72f7gns2d ago
riscv(misc): add disassmbler support
ccac857gns2d ago
riscv(support,linux): make mremap() non-moving due to VA space woes
8e6c40bgns2d ago

riscv(support,linux): add Linux specfic icache sync codepath

97986d2gns2d ago

riscv(jit): add GDBJIT support

6224404gns2d ago

riscv(interp): add DWARF info

1188ffdgns2d ago

Top contributors

Builders behind this project.