Loreon
Labs
Platform
Docs
Home
Ecosystems
VHDL
CO_Lab5
RanderDouble/CO_Lab5
VHDL
Emerging
GitHub
Stars
—
Forks
—
Contributors
—
Last push
6mo ago
Recent commits
Latest commits.
feat: lab5-4(all ai, gemini is good)
2fd1fd5
Rander
6mo ago
fix: finished lab05-3, fix memory read bug(by change the trigger edge)
942c6ed
Rander
6mo ago
fix: calculate bug(remain mem read bug)
c9e46d4
Rander
6mo ago
fix: no meet bug(only stash for bigger change)
66d0220
Rander
6mo ago
refactor: remove the module given by lab
0989caf
Rander
6mo ago
feat: lab5-3(without test), from EX, Mem to WB
e5bf560
Rander
6mo ago
feat: lab5-2(without test), from IF, ID to EX
4602238
Rander
6mo ago
feat: add simulation module
a3f309c
Rander
6mo ago
Top contributors
Builders behind this project.
No contributor data available.