Loreon
Labs
Platform
Docs
Home
Ecosystems
Verilog
ttgf-BLE-RX
ZDYnb/ttgf-BLE-RX
Verilog
Emerging
GitHub
Stars
—
Forks
—
Contributors
1
Last push
8mo ago
Recent commits
Latest commits.
Merge pull request #1 from ZDYnb/new_code
60fec5d
Dingyu
8mo ago
fix extra assign issue
d8828e8
ZDYnb
8mo ago
replace with SystemVerilog design
79d95c2
ZDYnb
8mo ago
save progress from previous attempt
2da4786
ZDYnb
8mo ago
Simplification 1: Delete the debugging wires
00ce0a4
ZDYnb
8mo ago
Initialize hardening test; achieved 65% utilization under 4x4 tile layout
617769a
Dingyu (Eric) Zhou
9mo ago
add Original Verilog Source file and tt_um_BLE_RX.v wrapper
9bced13
Dingyu (Eric) Zhou
9mo ago
Update info.yaml
5eb31a1
Dingyu
9mo ago
Top contributors
Builders behind this project.
ZDYnb
9 commits
