Simulator for a superscalar out-of-order CPU with branch prediction and register renaming support.
Latest commits.
Builders behind this project.
