arlet-6502

rtl: improve config.vh

sim: adjust to .sv rename

cpu: update syntax to system verilog

cpu: change casex to unique casez

cpu: make default state transition explicit for invalid states