Loreon
Labs
Platform
Docs
Home
Ecosystems
Verilog
zipcpu
A small, light weight, RISC CPU soft core
Verilog
Emerging
GitHub
Stars
—
Forks
—
Contributors
2
Last push
91mo ago
Recent commits
Latest commits.
Default to use OPT_DCACHE in ZipSystem
097c793
ZipCPU
91mo ago
Adjusted the interval timer again following merge, to match blog
9d95bde
ZipCPU
91mo ago
Merge branch 'master' of github.com:ZipCPU/zipcpu
7532240
ZipCPU
91mo ago
Merge master -> dev commit
9b082ef
ZipCPU
91mo ago
Data cache now works on Xilinx H/W
33549f3
ZipCPU
91mo ago
Removed unnecessary assumptions from idecode
5316b9a
ZipCPU
91mo ago
Added a D-cache size option to the ZipSystem
b9f9ebb
ZipCPU
91mo ago
Removed the last assert->assume aggregation swaps
f49e57c
ZipCPU
91mo ago
Top contributors
Builders behind this project.
ZipCPU
466 commits
foobar2016
34 commits
