A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
Latest commits.
Builders behind this project.
