morv

My Own Risc-V. Simple single-cycle un-pipelined RV32I implementation in SystemVerilog