A block editor that just makes a VHDL/Verilog structure file from a block diagram. No proprietary IP integration complexity, just generates a wrapper entity/module from the block diagram.
Latest commits.
Builders behind this project.