Loreon
Labs
Platform
Docs
Home
Ecosystems
Other
riscv-gcc
mzguanglin/riscv-gcc
Other
Emerging
GitHub
Stars
—
Forks
—
Contributors
1
Last push
76mo ago
Recent commits
Latest commits.
RISC-V: Disallow regrenme if the TO register never used before for interrupt functions
6b10a55
Kito Cheng
78mo ago
RISC-V: Build soft-float divide routines for -mno-fdiv.
54945eb
Jim Wilson
81mo ago
Extend subst to simplify CONST_INT inside SIGN_EXTEND.
b073077
wilson
81mo ago
PR rtl-optimization/89795
ed3f6ec
ebotcazou
82mo ago
RISC-V: Fix more splitters accidentally calling gen_reg_rtx.
add8c91
wilson
82mo ago
RISC-V: Fix bad insn splits with paradoxical subregs.
bff7894
kito
82mo ago
RISC-V: Handle g extension in multilib-generator
b6cdb9a
kito
84mo ago
RISC-V: Handle extensions combination correctly in multilib-generator.
811648f
kito
84mo ago
Top contributors
Builders behind this project.
iains
336 commits