Loreon
Labs
Platform
Docs
Home
Ecosystems
Verilog
serv
SERV - The SErial RISC-V CPU
Verilog
Emerging
GitHub
Stars
—
Forks
—
Contributors
8
Last push
48mo ago
Recent commits
Latest commits.
Add description for AX309 board target
3022248
Inoki
52mo ago
Add Alinx AX309 board as a target
e996b54
Inoki
52mo ago
Update support for compliance tests version 2.7.4
2611c89
Olof Kindgren
49mo ago
compressed parameter added for Nexys-2 FPGA target
a8f7de9
Abd
49mo ago
Update reamde, comments and paramters
82b410f
Abd
49mo ago
Compressed Extension for SERV
2655861
Abd
52mo ago
Nexys 2 Board support
4ddd154
Wadood
50mo ago
Compliance update
2df5923
Usman
51mo ago
Top contributors
Builders behind this project.
olofk
302 commits
trabucayre
7 commits
ddribin
4 commits
Abdulwadoodd
4 commits
seguraeng
3 commits
Martoni
3 commits
somhi
2 commits
zeeshanrafique23
2 commits
