Loreon
Labs
Platform
Docs
Home
Ecosystems
SystemVerilog
SDNet_proj
Simple Vivado project to test SDNet
SystemVerilog
Emerging
GitHub
Stars
—
Forks
—
Contributors
1
Last push
76mo ago
Recent commits
Latest commits.
Adding lnic_v2_egress.p4. Appears to be working :-)
4fdaf8a
Stephen Ibanez
76mo ago
Adding lnic_v2_ingress.p4 and test files. Looks like it is working.
19521ae
Stephen Ibanez
76mo ago
Adding traffic files
d623e67
Stephen Ibanez
76mo ago
Updated datapath width to 512 bits
22cd755
Stephen Ibanez
76mo ago
Updated .gitignore
fc5f61b
Stephen Ibanez
76mo ago
Removed unused sw/ directory
b3f671a
Stephen Ibanez
76mo ago
Updated README with description of SDNet issues
caca7a4
Stephen Ibanez
76mo ago
Minor updates and gitignore file
a1e842e
Stephen Ibanez
76mo ago
Top contributors
Builders behind this project.
sibanez12
17 commits