LoreonLabsPlatform

Overview

Intelligence

Markets
Builders
Research
Narratives
Ecosystems
Launchpads

Discover

Search
Sources

Other

Drop-In-JTAG

Open Source Silicon Development Testing Unit using JTAG

OtherEmerging

Stars

—

Forks

—

Contributors

3

Last push

3mo ago

Recent commits

Latest commits.

fix active-low trst change in tb
7c2fa17James Stine3mo ago
update ug475
868c992James Stine3mo ago
Add files via upload
bd8d938James E. Stine3mo ago
missing element in README for FPGA README.md
1f4f116James E. Stine3mo ago
update README.md with pin connections
efbb483James E. Stine3mo ago

remove Arty-Master.xdc as its redundant

f6adfd4James E. Stine3mo ago

beautify some comments and HDL

cdb2095James E. Stine3mo ago

changes to bypass register for clocking in correct RTL; change xdc to be less of an issue; fix tcl for building .mem

19a5ba8James E. Stine3mo ago

Top contributors

Builders behind this project.